

AIKE

JC691 U.S. PTO
11/13/00

REISSUE PATENT APPLICATION
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
REISSUE PATENT APPLICATION TRANSMITTAL LETTER

Atty./Agent Docket No.: SC10098C

Mailing Date: November 7, 2000

Express Mail Label No.: _____

JC903 U.S. PTO
09/709893
11/13/00

To: Assistant Commissioner for Patents
Box Reissue
Washington, D.C. 20231

Dear Sir:

Transmitted herewith for is an Application for Reissue of a X utility _____ Design Patent:

For Original U.S. Patent No. 5,859,768, issued on January 12, 1999, of

First named inventor: Jefferson W. Hall

For (Title): POWER CONVERSION INTEGRATED CIRCUIT AND METHOD FOR
PROGRAMMING

This transmittal letter has 2 total pages.

Enclosed are:

- X 13 pages of Specification (including abstract) and Claims (amended, if appropriate). In accordance with 37 C.F.R. 1.173, matter to be omitted from the original patent is bracketed, and additions are underlined. Added claims follow the number of the highest numbered patent claim.
- X 2 sheets of Reissue Drawings, (37 CFR 1.174) (proposed amendments, if appropriate).
- X A preliminary Reissue amendment (See 37 CFR 1.121(b))
- X Reissue Oath or Declaration Combined with Power of Attorney (original or copy) under 37 C.F.R. 1.172 and 1.175 (4 pages).
 - X By Inventors, or, if not possible under 37 CFR 1.172,
 - By Assignee(s) SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
- X A Written Consent of Assignee(s) (37 CFR 1.172)
- X 37 CFR 3.73(b) Statement, required for any actions/Statements by Assignee(s)
- X An Information Disclosure Statement (IDS), with PTO-1449, and 5 citation copies.
- X Return Receipt Postcard.

09709893 "111300

____ Priority Claim to Non-US application: Priority under 35 USC 119 of application Sn. No. _____,
filed on _____, in country _____, is hereby claimed.
____ Certified copy has been filed in prior US application SN _____, on _____.

 X Please amend the specification and claims in accordance with an enclosed Reissue Amendment.

CLAIMS AS FILED, LESS ANY CANCELED BY AMENDMENT

	NUMBER OF CLAIMS FILED IN REISSUE APPLICATION	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	56 - 20 =	36	X \$18	= \$648.00
INDEPENDENT CLAIMS	12 - 4 =	8	X \$80	= \$640.00
MULTIPLE DEPENDENT CLAIMS			\$270	= \$ 0.00
BASIC FEE (37 CFR 1.16(h))				= \$ 710.00
TOTAL FILING FEE				= \$1998 .00

** B= number of independent claims in original patent (37 CFR 1.16(i))

 X The Commissioner is hereby authorized to charge any additional fees which may be required now or in the future under 37 C.F.R. 1.16 or 37 C.F.R. 1.17, including any present or future time extension fees which may be required, or credit any overpayment to Deposit Account No. 501086. Two duplicate copies of this sheet are enclosed.

Date: 11-7-2000

Signature: Michael T. Wallace

Printed Name: Michael T Wallace
 Attorney/Agent for Applicant(s)
 Registration No. 45,420
 ON Semiconductor
 Phone: (602) 244-5416
 Fax: (602) 441-5601

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

REISSUE APPLICATION: CONSENT OF ASSIGNEE; STATEMENT OF NON-ASSIGNMENT		Docket Number (Optional) SC10098C
This is part of the application for a reissue patent based on the original patent identified below.		
Name of Patentee(s) <u>Jefferson W. Hall, Jade H. Alberkrack</u>		
Patent Number <u>5,859,768</u>	Date Patent Issued <u>January 12, 1999</u>	
Title of Invention <u>Power Conversion Integrated Circuit And Method For Programming</u>		
<p>1. <input checked="" type="checkbox"/> Filed herein is a statement under 37 CFR 3.73(b). (Form PTO/SB/96)</p> <p>2. <input type="checkbox"/> Ownership of the patent is in the inventor(s), and no assignment of the patent is in effect.</p> <p>One of boxes 1 or 2 above must be checked. If multiple assignees, complete this form for each assignee. If box 2 is checked, skip the next entry and go directly to "Name of Assignee".</p> <p>The written consent of all assignees and inventors owning an undivided interest in the original patent is included in this application for reissue.</p>		
The assignee(s) owning an undivided interest in said original patent is/are <u>Semiconductor Components Industries, LLC</u> , and the assignee(s) consents to the accompanying application for reissue.		
Name of assignee/inventor (if not assigned) <u>Semiconductor Components Industries, LLC</u>		
Signature <u>William L. George</u>	Date <u>Oct 30, 2000</u>	
Typed or printed name and title of person signing for assignee (if assigned) <u>William L. George</u> <u>Sr. V.P. & Chief Mfg & Tech Officer</u>		

Burden Hour Statement: This form is estimated to take 0.1 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

09/709893



09/709893 11/13/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of: Jefferson W. Hall et al.
Patent No.: 5,859,768
Issue Date: January 12, 1999
Title: Power Conversion Integrated Circuit
and Method for Programming

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH
THE UNITED STATES POSTAL SERVICE AS FIRST CLASS MAIL IN AN
ENVELOPE ADDRESSED TO:

COMMISSIONER OF PATENTS AND TRADEMARKS

WASHINGTON, D.C. 20231, ON:

08-Nov-00

Date of Deposit

SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Name of Assignee

Annmarie Klein

08-Nov-00

SIGNATURE

DATE

Honorable Commissioner of Patents and Trademarks,
Washington, D.C. 20231

SIR:

REISSUE PRELIMINARY AMENDMENT

The following reissue preliminary amendment is submitted
in combination with a reissue application of patent no.
5,859,768 issued on January 12, 1999, entitled POWER
CONVERSION INTEGRATED CIRCUIT AND METHOD FOR PROGRAMMING, by
first named inventor Jefferson W. Hall. Applicant requests
that the submission of this reissue amendment be entered and

006677" E6660/60

IN THE SPECIFICATION

IN THE DRAWINGS

IN THE CLAIMS

21. A method of controlling an integrated regulator circuit used in a power conversion system, comprising:
controlling a switching signal of the integrated regulator circuit in response to a feedback signal; and
receiving a state control signal external from the integrated regulator circuit to set a mode of operation of the regulator circuit.

22. The method of claim 21 wherein the state control signal allows the switching signal of the integrated regulator circuit to switch over multiple cycles during a first mode of operation.

23. The method of claim 22 wherein the state control signal disables the integrated regulator circuit in a second mode of operation.

24. The method of claim 23 wherein the state control signal disables the integrated regulator circuit for multiple cycles of the switching signal.

[illegible][illegible][illegible][illegible]

Figure 6. The effect of the initial concentration of the monomer (C_0) on the polymerization rate at different temperatures. The reaction conditions were as follows: $[AIBN] = 0.005 \text{ mol/L}$, $[M] = 0.05 \text{ mol/L}$, $[KBrO_3] = 0.005 \text{ mol/L}$, $[H_2SO_4] = 0.005 \text{ mol/L}$, $[NaNO_2] = 0.005 \text{ mol/L}$, $[K_2S_2O_8] = 0.005 \text{ mol/L}$, $[K_2Cr_2O_7] = 0.005 \text{ mol/L}$, $[K_2CO_3] = 0.005 \text{ mol/L}$, $[K_2C_2O_4] = 0.005 \text{ mol/L}$, $[K_2C_2O_6] = 0.005 \text{ mol/L}$, $[K_2C_2O_8] = 0.005 \text{ mol/L}$, $[K_2C_2O_{10}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{12}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{14}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{16}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{18}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{20}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{22}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{24}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{26}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{28}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{30}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{32}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{34}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{36}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{38}] = 0.005 \text{ mol/L}$, $[K_2C_2O_{40}] = 0.005 \text{ mol/L}$.

[illegible][illegible]

Figure 6. The effect of the number of iterations (n) on the accuracy of the proposed algorithm. The results are shown for different values of α and β . The x-axis represents the number of iterations (n), ranging from 0 to 100. The y-axis represents the error, ranging from 0 to 1. The legend indicates three cases: $\alpha = 0.5, \beta = 0.5$ (blue line with circles), $\alpha = 0.7, \beta = 0.3$ (red line with triangles), and $\alpha = 0.9, \beta = 0.1$ (green line with squares). In all cases, the error decreases as the number of iterations increases, with the rate of decrease being higher for larger values of α .

Figure 6. The effect of the number of iterations (n) on the accuracy of the proposed algorithm. The results are shown for different values of α and β . The x-axis represents the number of iterations (n), ranging from 0 to 100. The y-axis represents the error, ranging from 0 to 1. The legend indicates three cases: $\alpha = 0.5, \beta = 0.5$ (blue line with circles), $\alpha = 0.7, \beta = 0.3$ (red line with triangles), and $\alpha = 0.9, \beta = 0.1$ (green line with squares). In all cases, the error decreases as the number of iterations increases, with the rate of decrease being higher for larger values of α .

[illegible][illegible][illegible]

[illegible][illegible]

Table 1

Parameter	Value
Initial concentration of polymer solution, g/dl	0.5
Temperature, °C	70
Time, min	60
Concentration of initiator, mol/l	0.001
Concentration of monomer, mol/l	0.01
Concentration of solvent, mol/l	0.99
Concentration of surfactant, mol/l	0.001
Concentration of crosslinker, mol/l	0.001
Concentration of catalyst, mol/l	0.001
Concentration of inhibitor, mol/l	0.001
Concentration of stabilizer, mol/l	0.001
Concentration of antioxidant, mol/l	0.001
Concentration of radical scavenger, mol/l	0.001
Concentration of chain transfer agent, mol/l	0.001
Concentration of branching agent, mol/l	0.001
Concentration of crosslinking agent, mol/l	0.001
Concentration of hardener, mol/l	0.001
Concentration of curing agent, mol/l	0.001
Concentration of accelerator, mol/l	0.001
Concentration of retarder, mol/l	0.001
Concentration of sensitizer, mol/l	0.001
Concentration of photoinitiator, mol/l	0.001
Concentration of UV absorber, mol/l	0.001
Concentration of flame retardant, mol/l	0.001
Concentration of fire retardant, mol/l	0.001
Concentration of smoke suppressant, mol/l	0.001
Concentration of anti-static agent, mol/l	0.001
Concentration of conductive additive, mol/l	0.001
Concentration of dielectric additive, mol/l	0.001
Concentration of piezoelectric additive, mol/l	0.001
Concentration of thermally stable additive, mol/l	0.001
Concentration of chemically stable additive, mol/l	0.001
Concentration of mechanically stable additive, mol/l	0.001
Concentration of electrically stable additive, mol/l	0.001
Concentration of optically stable additive, mol/l	0.001
Concentration of magnetically stable additive, mol/l	0.001
Concentration of acoustically stable additive, mol/l	0.001
Concentration of biologically stable additive, mol/l	0.001
Concentration of environmentally stable additive, mol/l	0.001
Concentration of radiation stable additive, mol/l	0.001
Concentration of corrosion resistant additive, mol/l	0.001
Concentration of wear resistant additive, mol/l	0.001
Concentration of impact resistant additive, mol/l	0.001
Concentration of scratch resistant additive, mol/l	0.001
Concentration of abrasion resistant additive, mol/l	0.001
Concentration of tear resistant additive, mol/l	0.001
Concentration of puncture resistant additive, mol/l	0.001
Concentration of compression resistant additive, mol/l	0.001
Concentration of tensile resistant additive, mol/l	0.001
Concentration of shear resistant additive, mol/l	0.001
Concentration of bending resistant additive, mol/l	0.001
Concentration of twisting resistant additive, mol/l	0.001
Concentration of stretching resistant additive, mol/l	0.001
Concentration of shrinking resistant additive, mol/l	0.001
Concentration of swelling resistant additive, mol/l	0.001
Concentration of deswelling resistant additive, mol/l	0.001
Concentration of discoloration resistant additive, mol/l	0.001
Concentration of fading resistant additive, mol/l	0.001
Concentration of staining resistant additive, mol/l	0.001
Concentration of odor resistant additive, mol/l	0.001
Concentration of taste resistant additive, mol/l	0.001
Concentration of texture resistant additive, mol/l	0.001
Concentration of appearance resistant additive, mol/l	0.001
Concentration of performance resistant additive, mol/l	0.001
Concentration of durability resistant additive, mol/l	0.001
Concentration of longevity resistant additive, mol/l	0.001
Concentration of reliability resistant additive, mol/l	0.001
Concentration of safety resistant additive, mol/l	0.001
Concentration of security resistant additive, mol/l	0.001
Concentration of privacy resistant additive, mol/l	0.001
Concentration of confidentiality resistant additive, mol/l	0.001
Concentration of integrity resistant additive, mol/l	0.001
Concentration of availability resistant additive, mol/l	0.001
Concentration of accessibility resistant additive, mol/l	0.001
Concentration of interoperability resistant additive, mol/l	0.001
Concentration of compatibility resistant additive, mol/l	0.001
Concentration of portability resistant additive, mol/l	0.001
Concentration of scalability resistant additive, mol/l	0.001
Concentration of flexibility resistant additive, mol/l	0.001
Concentration of adaptability resistant additive, mol/l	0.001
Concentration of extensibility resistant additive, mol/l	0.001
Concentration of modifiability resistant additive, mol/l	0.001
Concentration of configurability resistant additive, mol/l	0.001
Concentration of reconfigurability resistant additive, mol/l	0.001
Concentration of upgradeability resistant additive, mol/l	0.001
Concentration of downgradability resistant additive, mol/l	0.001
Concentration of reversibility resistant additive, mol/l	0.001
Concentration of non-reversibility resistant additive, mol/l	0.001
Concentration of non-destructibility resistant additive, mol/l	0.001
Concentration of destructibility resistant additive, mol/l	0.001
Concentration of non-persistence resistant additive, mol/l	0.001
Concentration of persistence resistant additive, mol/l	0.001
Concentration of non-volatility resistant additive, mol/l	0.001
Concentration of volatility resistant additive, mol/l	0.001
Concentration of non-flammability resistant additive, mol/l	0.001
Concentration of flammability resistant additive, mol/l	0.001
Concentration of non-toxicity resistant additive, mol/l	0.001
Concentration of toxicity resistant additive, mol/l	0.001
Concentration of non-harmfulness resistant additive, mol/l	0.001
Concentration of harmfulness resistant additive, mol/l	0.001
Concentration of non-damage resistant additive, mol/l	0.001
Concentration of damage resistant additive, mol/l	0.001
Concentration of non-degradation resistant additive, mol/l	0.001
Concentration of degradation resistant additive, mol/l	0.001
Concentration of non-oxidation resistant additive, mol/l	0.001
Concentration of oxidation resistant additive, mol/l	0.001
Concentration of non-reduction resistant additive, mol/l	0.001
Concentration of reduction resistant additive, mol/l	0.001
Concentration of non-hydrolysis resistant additive, mol/l	0.001
Concentration of hydrolysis resistant additive, mol/l	0.001
Concentration of non-saponification resistant additive, mol/l	0.001
Concentration of saponification resistant additive, mol/l	0.001
Concentration of non-emulsification resistant additive, mol/l	0.001
Concentration of emulsification resistant additive, mol/l	0.001
Concentration of non-coagulation resistant additive, mol/l	0.001
Concentration of coagulation resistant additive, mol/l	0.001
Concentration of non-flocculation resistant additive, mol/l	0.001
Concentration of flocculation resistant additive, mol/l	0.001
Concentration of non-settling resistant additive, mol/l	0.001
Concentration of settling resistant additive, mol/l	0.001
Concentration of non-separation resistant additive, mol/l	0.001
Concentration of separation resistant additive, mol/l	0.001
Concentration of non-mixing resistant additive, mol/l	0.001
Concentration of mixing resistant additive, mol/l	0.001
Concentration of non-compatibility resistant additive, mol/l	0.001
Concentration of compatibility resistant additive, mol/l	0.001
Concentration of non-incompatibility resistant additive, mol/l	0.001
Concentration of incompatibility resistant additive, mol/l	0.001
Concentration of non-interference resistant additive, mol/l	0.001
Concentration of interference resistant additive, mol/l	0.001
Concentration of non-disruption resistant additive, mol/l	0.001
Concentration of disruption resistant additive, mol/l	0.001
Concentration of non-interruption resistant additive, mol/l	0.001
Concentration of interruption resistant additive, mol/l	0.001
Concentration of non-stoppage resistant additive, mol/l	0.001
Concentration of stoppage resistant additive, mol/l	0.001
Concentration of non-halt resistant additive, mol/l	0.001
Concentration of halt resistant additive, mol/l	0.001
Concentration of non-end resistant additive, mol/l	0.001
Concentration of end resistant additive, mol/l	0.001
Concentration of non-beginning resistant additive, mol/l	0.001
Concentration of beginning resistant additive, mol/l	0.001

[illegible][illegible][illegible]

[illegible][illegible]

	1980	1979	1978	1977	1976	1975	1974	1973	1972	1971	1970	1969	1968	1967	1966	1965	1964	1963	1962	1961	1960	1959	1958	1957	1956	1955	1954	1953	1952	1951	1950	1949	1948	1947	1946	1945	1944	1943	1942	1941	1940	1939	1938	1937	1936	1935	1934	1933	1932	1931	1930	1929	1928	1927	1926	1925	1924	1923	1922	1921	1920	1919	1918	1917	1916	1915	1914	1913	1912	1911	1910	1909	1908	1907	1906	1905	1904	1903	1902	1901	1900	1899	1898	1897	1896	1895	1894	1893	1892	1891	1890	1889	1888	1887	1886	1885	1884	1883	1882	1881	1880	1879	1878	1877	1876	1875	1874	1873	1872	1871	1870	1869	1868	1867	1866	1865	1864	1863	1862	1861	1860	1859	1858	1857	1856	1855	1854	1853	1852	1851	1850	1849	1848	1847	1846	1845	1844	1843	1842	1841	1840	1839	1838	1837	1836	1835	1834	1833	1832	1831	1830	1829	1828	1827	1826	1825	1824	1823	1822	1821	1820	1819	1818	1817	1816	1815	1814	1813	1812	1811	1810	1809	1808	1807	1806	1805	1804	1803	1802	1801	1800	1799	1798	1797	1796	1795	1794	1793	1792	1791	1790	1789	1788	1787	1786	1785	1784	1783	1782	1781	1780	1779	1778	1777	1776	1775	1774	1773	1772	1771	1770	1769	1768	1767	1766	1765	1764	1763	1762	1761	1760	1759	1758	1757	1756	1755	1754	1753	1752	1751	1750	1749	1748	1747	1746	1745	1744	1743	1742	1741	1740	1739	1738	1737	1736	1735	1734	1733	1732	1731	1730	1729	1728	1727	1726	1725	1724	1723	1722	1721	1720	1719	1718	1717	1716	1715	1714	1713	1712	1711	1710	1709	1708	1707	1706	1705	1704	1703	1702	1701	1700	1699	1698	1697	1696	1695	1694	1693	1692	1691	1690	1689	1688	1687	1686	1685	1684	1683	1682	1681	1680	1679	1678	1677	1676	1675	1674	1673	1672	1671	1670	1669	1668	1667	1666	1665	1664	1663	1662	1661	1660	1659	1658	1657	1656	1655	1654	1653	1652	1651	1650	1649	1648	1647	1646	1645	1644	1643	1642	1641	1640	1639	1638	1637	1636	1635	1634	1633	1632	1631	1630	1629	1628	1627	1626	1625	1624	1623	1622	1621	1620	1619	1618	1617	1616	1615	1614	1613	1612	1611	1610	1609	1608	1607	1606	1605	1604	1603	1602	1601	1600	1599	1598	1597	1596	1595	1594	1593	1592	1591	1590	1589	1588	1587	1586	1585	1584	1583	1582	1581	1580	1579	1578	1577	1576	1575	1574	1573	1572	1571	1570	1569	1568	1567	1566	1565	1564	1563	1562	1561	1560	1559	1558	1557	1556	1555	1554	1553	1552	1551	1550	1549	1548	1547	1546	1545	1544	1543	1542	1541	1540	1539	1538	1537	1536	1535	1534	1533	1532	1531	1530	1529	1528	1
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

[illegible]

a second comparator having a first input coupled for receiving the control signal, a second input coupled for receiving a second reference signal, and an output coupled to a second input of the memory circuit.

51. In a power supply, an integrated switching regulator circuit operating in response to a feedback signal from the power supply for providing a switching signal to the power supply, the switching regulator comprising a control input coupled for receiving a mode control signal from external to the integrated switching regulator circuit which suspends the switching signal to the power supply.

52. The integrated switching regulator circuit of claim 51 further including a state control circuit having an input coupled for receiving the mode control signal and an output for providing a mode signal in response to the state control signal to set the mode of operation of the switching regulator circuit.

53. The integrated switching regulator circuit of claim 52,
wherein the state control circuit includes a comparator having
a first input coupled for receiving the mode control signal, a
second input coupled for receiving a first reference signal,
and an output for providing the mode signal.

54. The integrated switching regulator circuit of claim 53,
wherein the state control circuit further includes a memory
circuit having a first input coupled to an output of the
comparator for setting an output state of the memory circuit
as the mode signal according to a value of the control signal.

receiving an external control signal; and
suspending the power transfer in response to the external
control signal.

signaling a request to suspend the power transfer
internally from the power conversion control circuit; and
receiving the request to suspend the power transfer
externally from the power conversion control circuit.

Claims 1-56 are pending in this application. New claims 21-56 have been added by this amendment. Applicants submit that new claims 21-56 do not represent the addition of new matter and that the added claims represent an effort to repair deficiencies in the U.S. patent which failed to claim all that we had a right to claim.

- 9 -

	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

If there are matters which can be discussed by telephone to further the prosecution of this Application, Applicant invites the Examiner to call the undersigned attorney/agent at the Examiner's convenience.

Michael Wallace

ON Semiconductor
Law Dept./MD A700
P.O. Box 62890
Phoenix, AZ 85082-2890

Date: 11-7-2500

POWER CONVERSION INTEGRATED CIRCUIT AND METHOD FOR PROGRAMMING

BACKGROUND OF THE INVENTION

The present invention relates, in general, to integrated circuits and, more particularly, to a power conversion integrated circuit.

A power supply is controlled to be either on or off by a mechanical switch or a relay. Typically, additional discrete components that are external to the integrated circuit adapt the power supply for use in applications such as cable converters for television sets, computer monitors, video cassette recorders (VCRs), battery chargers for portable communications devices, computer printers, and other electronic systems.

Depending on the particular application, the on/off circuitry of a power supply control circuit includes components such as opto-couplers, latches, resistors, and capacitors. Monolithic circuit integration minimizes the number of components external to the integrated circuit and reduces the cost of power supplies. The number and types of external components along with the cost of the integrated circuit package provide functionality that differentiates among different power supplies. Typically, a switching regulator without on/off circuitry is manufactured in a three pin package. A drawback of these three pin package configurations is that they offer limited functionality within the package.

Accordingly, it would be advantageous to have an inexpensive integrated power supply controller that is capable of operating with many different power supplies. It would be of further advantage for the power supply controller to have a minimal number of discrete external components for controlling the power supply on/off switch circuitry.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a power supply in accordance with an embodiment of the present invention;

FIG. 2 is a schematic diagram of a state circuit for use in the power supply of FIG. 1;

FIG. 3 is a schematic diagram of an interface switch circuit for use with the state circuit of FIG. 1 in accordance with another embodiment of the present invention;

FIG. 4 is a schematic diagram of a microprocessor interface switch circuit for use with the state circuit of FIG. 1 in accordance with yet another embodiment of the present invention; and

FIG. 5 is a schematic diagram of a brown-out interface circuit for use with the state circuit of FIG. 1 in accordance with yet another embodiment of the present invention.

DETAILED DESCRIPTION OF THE DRAWINGS

Generally, the present invention provides a circuit with at least four modes of operation for controlling the on/off features of a power supply. By connecting an appropriate interface circuit to a state input pin, the power supply is programmed for specific behaviors when power is applied or when the interface circuitry is activated. Thus, the multifunctionality provided by a state circuit that is integrated with a control circuit is a cost effective solution for controlling the power supply.

FIG. 1 is a block diagram of a power supply 10 in accordance with the present invention. Power supply 10 includes a full-wave bridge rectifier 12, capacitors 14, 24,

09709892 11300

and 34, diodes 22 and 32, a transformer 16, a compensated error amplifier 42, and a power converter circuit 44. In particular, full-wave bridge rectifier 12 has a ground connection, a pair of inputs for receiving a line voltage, e.g., 110 volts alternating current (VAC), 220 volts VAC, etc. An output of full-wave bridge rectifier 12 supplies a rectified output signal that is filtered by filter capacitor 14. Filter capacitor 14 has a terminal connected to the output of full-wave bridge rectifier 12 and a terminal connected to a power supply potential such as, for example, ground.

Transformer 16 has a primary side or winding 18 having two terminals, a secondary winding 20 having two terminals, and a secondary winding 30 having two terminals. In particular, one terminal of primary winding 18 is connected to the output of full-wave bridge rectifier 12, and the other terminal of primary winding 18 is connected to a switch output pin 40 of power converter circuit 44.

Secondary winding 20 has a first terminal connected to an anode of a diode 22. A cathode of diode 22 is commonly connected to a first terminal of capacitor 24 and to a terminal 26. The second terminal of capacitor 24 is commonly connected to the second terminal of secondary winding 20 and to a terminal 28. Compensated error amplifier 42 has an input connected to terminal 26, an input connected to terminal 28, and an output connected to feedback pin 46.

Secondary winding 30 has a first terminal connected to an anode of diode 32. A cathode of diode 32 is commonly connected to a first terminal of capacitor 34 and to a bias pin 36 of power converter circuit 44. The second terminal of capacitor 34 is commonly connected to the second terminal of secondary winding 30 and to a potential such as, for example, ground.

Power converter circuit 44 is a switched mode power supply integrated circuit or a power conversion integrated circuit having five electrical connection terminals: (1) a bias pin 36, (2) a ground pin 38, (3) a feedback pin 46, (4) a state pin 48, and (5) a switch output pin 40. Power converter circuit 44 is a semiconductor chip that includes a state circuit 50, a control circuit 52 having an internal regulator, and a transistor 54. State circuit 50 has an input connected to bias pin 36 and another input coupled to state pin 48 of power converter circuit 44. Another input of state circuit 50 is connected to an output of control circuit 52 and receives a logic under-voltage control signal (LOGIC). Another input of state circuit 50 receives an analog under-voltage control signal (ANALOG) and is connected to a second output of control circuit 52. An output of state circuit 50 provides a signal MODE and is connected to a control input of control circuit 52. Control circuit 52 has an input connected to bias pin 36 and another input connected to feedback pin 46 of power converter circuit 44. An output of control circuit 52 is connected to a gate of transistor 54. Both state circuit 50 and control circuit 52 are connected to ground pin 38. A drain of transistor 54 is connected to switch output pin 40 and a source is connected to ground pin 38. As those skilled in the art are aware, a gate of a transistor serves as a control terminal and the drain and source of a transistor serve as current conduction terminals. It should be noted that transistor 54 can be an insulated gate bipolar transistor (IGBT), a bipolar transistor, etc.

In operation, the line voltage, e.g., 110 VAC, is rectified by full-wave bridge rectifier 12 and filtered by capacitor 14. Secondary winding 20 provides a signal that is used to supply the operating power to electronic systems such as cable converters, computer monitors, video cassette recorders (VCRs), battery chargers, computer printers, etc. Com-

compensated error amplifier 42 provides a feedback signal to power converter circuit 44 that is proportional to the DC output signal. The output of compensated error amplifier 42 may be optically, electrically, magnetically, mechanically, or other means coupled to feedback pin 46 of power converter circuit 44.

The feedback signal is used by control circuit 52 for altering the pulse width of the signal that is supplied to the control terminal of transistor 54. Thus, compensated error amplifier 42 alters the pulse width of the output signal at switch output pin 40 in accordance with the voltage developed across terminals 26 and 28. The variable pulse width modifies the current in transformer 16, thereby regulating the voltage of the DC output signal. In addition, the bias voltage developed at bias pin 36 from secondary winding 30 can be used as the operating supply voltage of state circuit 50 and control circuit 52. The bias voltage developed at bias pin 36 can alternately be derived from secondary winding 20. It should be noted that compensated error amplifier 42 can be replaced with a high gain comparator, or the like.

FIG. 2 is a schematic diagram of state circuit 50 in accordance with the present invention. State circuit 50 includes a reference generator 60, a reset circuit 65, a positive detector circuit 76, a negative detector circuit 78, and a mode memory circuit 90. Positive detector circuit 76 and negative detector circuit 78 are referred to as a comparator circuit. In particular, reference generator 60 includes resistors 62, 64, 66, 68, 70, and 72, and a voltage clamp circuit 74. The first terminals of resistors 62 and 64 are commonly connected to state pin 48 which is connected to an input of state circuit 50. The second terminal of resistor 62 is connected to a power supply conductor which is coupled for receiving a voltage such as, for example, V_{cc} , and the second terminal of resistor 64 is connected to a power supply conductor which is coupled for receiving a reference voltage of, for example, ground. The first terminals of resistors 66 and 68 are commonly connected and form a node 67. The second terminal of resistor 66 is connected to the power supply conductor which is coupled for receiving the reference voltage of, for example, V_{cc} . The second terminal of resistor 68 and the first terminal of resistor 70 are commonly connected and form a node 69. The second terminal of resistor 70 and the first terminal of resistor 72 are commonly connected and form a node 71. The second terminal of resistor 72 is connected to a power supply conductor which is coupled for receiving a reference voltage of, for example, ground. It should be noted that the power supply conductor connected to ground is also connected to the external ground reference or ground pin 38 of power converter circuit 44 (FIG. 1). Voltage clamp circuit 74 has an input connected to node 69 and an output connected to state pin 48. By way of example, voltage clamp circuit 74 is a PNP transistor 75 having a base terminal connected to the input of voltage clamp 74, an emitter terminal connected to the output of voltage clamp circuit 74, and a collector terminal connected to a potential of, for example, ground.

The resistors 62, 64, 66, 68, 70, and 72 of reference generator 60 (FIG. 2) set reference voltages that determine the logic values of the signals at the outputs of comparators 77 and 80. By way of example, resistor 62 has a value of about 160 kilohms (K Ω s), resistor 64 has a value of about 115 K Ω s, resistor 66 has a value of about 150 K Ω s, resistor 68 has a value of about 19 K Ω s, resistor 70 has a value of about 58 K Ω s, and resistor 72 has a value of about 55 K Ω s. Resistors 62 and 64 form a resistor divider network that provides a voltage of about 2.4 volts at state pin 48 when external components are not connected at that pin. It should

be further noted that resistors 66, 68, 70, and 72 form another resistor divider network that provides voltages at nodes 67 and 71 of about 2.9 volts and about 1.1 volts, respectively. The reference voltages described are for a V_{cc} of approximately 5.8 volts. It should be noted that reference generator 60 can be configured with other combinations of resistors or alternately configured with combinations of resistors and semiconductor devices.

Positive detector circuit 76 includes a comparator 77 having a non-inverting input connected to an input of positive detector circuit 76, and thus to node 67 of reference generator 60. An inverting input of comparator 77 is connected to an input of positive detector circuit 76 and thus to state pin 48 of reference generator 60. An output of comparator 77 is connected to an output of positive detector circuit 76. Negative detector circuit 78 includes a comparator 80 connected to a pulse filter 82. Comparator 80 has a non-inverting input connected to an input of negative detector circuit 78 and thus to node 71 of reference generator 60. An inverting input of comparator 80 is connected to an input of negative detector circuit 78 and thus to state pin 48 of reference generator 60. An output of comparator 80 is coupled to an output of negative detector circuit 78 through pulse filter 82.

Reset circuit 65 receives an input signal LOGIC UNDER-VOLTAGE and has an output connected to state pin 48.

Mode memory circuit 90 includes a two-input NAND gate 84, a logic circuit 86, and a positive edge triggered toggle flip-flop 88. In particular, two-input NAND gate 84 has an input connected to the output of positive detector circuit 76, the other input is coupled for receiving the signal LOGIC UNDER-VOLTAGE. When the voltage V_{cc} begins to ramp from a starting voltage of zero volts, the signal LOGIC UNDER-VOLTAGE has an initial logic zero value that is switched to a logic one value at a predetermined voltage. By way of example, the predetermined voltage is a voltage potential that is sufficiently high to allow logic circuitry to properly operate. In other words, the signal LOGIC UNDER-VOLTAGE has a logic one value when the voltage V_{cc} is sufficiently above the predetermined voltage and a logic zero value when below the predetermined voltage.

Logic circuit 86 has an input \bar{R} coupled for receiving the signal LOGIC UNDER-VOLTAGE, an input S connected to the output of negative detector circuit 78, and an enable input E coupled for receiving the signal ANALOG UNDER-VOLTAGE. The signal ANALOG UNDER-VOLTAGE has a logic one value when the voltage V_{cc} is sufficiently high for transistors (not shown) such as, for example, the transistors in comparators 77 and 80, to operate in an analog mode. When the voltage V_{cc} is not high enough for transistors to operate in the analog mode the signal ANALOG UNDER-VOLTAGE has a logic zero value.

It should be noted that when a signal having a logic zero value is received at the input \bar{R} of logic circuit 86, the output signal at output Q of logic circuit 86 has a logic zero value. It should be further noted that when a signal having a logic one value is received at the input S of logic circuit 86, the output signal at output Q of logic circuit 86 has a logic one value. Should logic circuit 86 receive both a signal having a logic zero value at the input \bar{R} and a signal having a logic one value at the input S, the circuit responds to the signal received at the input \bar{R} . In other words, when both a set and a reset occur together, the reset function has precedence. It should be noted that the output Q can only transition from a logic zero value to a logic one value when the enable input, i.e., the signal ANALOG UNDER-VOLTAGE, is a logic one.

Toggle flip-flop 88 has an input S connected to the output of NAND gate 84, an input CLK connected to the output of logic circuit 86, and an output that also serves as the output of state circuit 50. It should be noted that the output signal of toggle flip-flop 88 can be set to a logic one value when the input S receives a logic one signal. Otherwise, the stored value of the output signal changes output state in response to logic transitions at input CLK, i.e., the stored value is toggled when the input CLK transitions from a logic zero value to a logic one value. It should be noted that if the signal at the input CLK transitions while the signal at input S is a logic one, then flip-flop 88 responds to a logic one signal at input S and ignores the signal at the input CLK.

In operation, the power supply conductor V_{cc} initially starts at a voltage of about zero volts and ramps to a higher voltage value, increasing in voltage to a voltage greater than 5.8 volts. As the voltage V_{cc} begins to ramp from zero volts, the signals LOGIC UNDER-VOLTAGE and ANALOG UNDER-VOLTAGE initially have logic zero values. The signal LOGIC UNDER-VOLTAGE is set to a logic one when the voltage V_{cc} exceeds about 3.5 volts. The signal ANALOG UNDER-VOLTAGE is set to a logic one value when the voltage V_{cc} exceeds about 4.8 volts.

In a first operating mode, no external components are connected to state pin 48. With the application of the line voltage, the voltage for V_{cc} increases from zero volts. The signal LOGIC UNDER-VOLTAGE has a logic zero value when the voltage V_{cc} is in the range of about 0 volts to about 3.5 volts. The logic zero value for the signal LOGIC UNDER-VOLTAGE causes both the output of logic circuit 86 to have a logic zero value and the output of toggle flip-flop 88 to have a logic one value. When the signal LOGIC UNDER-VOLTAGE is at a logic zero value, input state pin 48 is pulled to ground through reset circuit 65. When the voltage V_{cc} increases above a voltage of about 3.5 volts the output of reset circuit 65 becomes a high impedance output. With no external components, the voltage at state pin 48 is determined by the values of resistors 62 and 64. In this first mode of operation the voltage on state pin 48 is between the reference voltages at nodes 67 and 71, the signal at the output of comparator 77 has a logic one value, and the output of comparator 80 has a logic zero value. Thus, the signal MODE is a logic one and power supply 10 (FIG. 1) is on.

FIG. 3 is a schematic diagram of an interface switch circuit for use with the state circuit of FIG. 1 in accordance with another embodiment of the present invention. In a second operating mode, switch interface circuit 92 is connected to state circuit 50 for controlling the operation of power supply 10 (FIG. 1). Briefly referring to FIG. 3, switch interface circuit 92 includes a resistor 94, a push-button or mechanical switch 96, and a capacitor 98. In particular, a first terminal of resistor 94 is connected to a first terminal of switch 96. The second terminal of resistor 94 is connected to a power supply conductor that is coupled for receiving a voltage such as, for example, ground, and the second terminal of switch 96 is connected to a first terminal of capacitor 98, forming node 48A. Node 48A is connected to state pin 48 in this mode of operation. The second terminal of capacitor 98 is connected to a power supply conductor such as, for example, ground.

The reference voltage or reference signal at node 67 is transmitted to the non-inverting input of comparator 77 and the voltage at state pin 48 is transmitted to the inverting input of comparator 77. If the voltage at state pin 48 is less than the reference voltage at node 67, the output of comparator 77 is a logic one value. On the other hand, if the

voltage at state pin 48 is greater than the reference voltage at node 67, the output of comparator 77 is a logic zero value. The reference voltage or reference signal at node 71 is transmitted to the non-inverting input of comparator 80 and the voltage at state pin 48 is transmitted to the inverting input of comparator 80. If the voltage at state pin 48 is greater than the reference voltage at node 71, the output of comparator 80 is a logic zero value. On the other hand, if the voltage at state pin 48 is less than the reference voltage at node 71, the output of comparator 80 is a logic one value. Together, comparators 77 and 80 determine whether the voltage at state pin 48 is between the reference voltages at nodes 67 and 71.

In the second mode of operation, switch 96 allows for manually controlling whether power supply 10 (FIG. 1) is in an on-operating state or an off-operating state. Initially, the signals LOGIC UNDER-VOLTAGE and ANALOG UNDER-VOLTAGE have logic zero values. The signal LOGIC UNDER-VOLTAGE causes the output of logic circuit 86 to have a logic one value, and for state pin 48 to be grounded by reset circuit 65 and discharge capacitor 98. The output of NAND gate 84 is a logic one value that sets the output of toggle flip-flop 88 to a logic one value.

With the application of the line voltage to full-wave bridge rectifier 12, the voltage V_{cc} (see FIG. 2) is increased from the starting voltage of zero volts. As the voltage for V_{cc} increases above about 3.5 volts the signal LOGIC UNDER-VOLTAGE changes to a logic one value. In addition, the output of reset circuit 65 becomes high impedance allowing capacitor 98 to charge. A further increase in the voltage V_{cc} above about 4.8 volts causes the signal ANALOG UNDER-VOLTAGE to be set to a logic one value which enables logic circuit 86. The output of comparator 80 being at a logic one value signifies that capacitor 98 is at a value that is less than the voltage at node 71. The logic one value at the output of comparator 80 causes the output of logic circuit 86 to transition from a logic zero value to a logic one value. When the logic zero value at the CLK input transitions to a logic one value the previously stored value of toggle flip-flop 88 is toggled. Thus, the output signal MODE has a logic zero value and power supply 10 is in an off state.

When switch 96 is closed, capacitor 98 is discharged through switch 96 and resistor 94. The voltage at state pin 48 drops below the reference voltage at node 71 causing comparator 80 to provide a logic one to input S of logic circuit 86. The output of logic circuit 86 transitions to a logic one value causing toggle flip-flop 88 to change states such that the signal MODE is a logic one value and power supply 10 is in an on state. With each closure of switch 96 the output of logic circuit 86 transitions from a logic zero to a logic one causing the stored data in toggle flip-flop 88 to change state, provided that capacitor 98 was charged above the reference voltage at node 71.

FIG. 4 is a schematic diagram of a microprocessor interface switch circuit for use with the state circuit of FIG. 1 in accordance with another embodiment of the present invention. In a third operating mode, a microprocessor interface switch circuit 100 (FIG. 4) is connected to state circuit 50 (FIG. 2) for controlling the operation of power supply 10 (FIG. 1). A first terminal of capacitor 110 and the collector terminal of opto-coupler 102 are commonly connected, forming node 48B. Node 48B is connected to state pin 48 of state circuit 50. The second terminal of capacitor 110 and the emitter terminal of opto-coupler 102 are connected to a power supply conductor at a potential of, for example, ground. The base terminal is coupled for receiving a coded light signal. Resistor 104 has a terminal connected to state

pin 48 and the other terminal connected to a cathode of LED 106. An anode of LED 106 is connected to a first terminal of switch 108. A second terminal of switch 108 is connected to a power supply conductor coupled for receiving a voltage such as, for example, V_{cc} . It should be noted that switch 108 may be a push-button switch that is closed while the button is depressed, i.e., a momentary closure.

In the third mode of operation, state circuit 50 is powered on such that the signal MODE has a logic zero value. Capacitor 110 delays the charging of state pin 48 so that the output of comparator 80 has a logic one value, which turns off power supply 10. The momentary closure of switch 108 causes LED 106 to emit light and transmit a signal to, for example, a microprocessor (not shown). When switch 108 is closed, state pin 48 is pulled high through switch 108, LED 106, and resistor 104. The voltage at state pin 48 is clamped by voltage clamp circuit 74 such that LED 106 is always forward biased and emitting light when switch 108 is closed. When switch 108 is closed the output of comparator 77 becomes a logic zero value signifying that the voltage on state pin 48 is above the reference voltage established at node 67 by the resistor divider network. The logic zero value sets the signal MODE to a logic one value for turning on power supply 10 (FIG. 1).

When the signal MODE is a logic one and power supply 10 is on, another momentary closure of switch 108 signals the microprocessor through light emitted by LED 106 of a request to shut down power supply 10. The microprocessor can signal through opto-coupler 102 a confirmation to shut down power supply 10. If signaled by the microprocessor, opto-coupler 102 pulls state pin 48 to ground and the output of comparator 80 becomes a logic one signifying that the voltage on state pin 48 is below the reference voltage at node 71 of reference generator 60. The output of logic circuit 86 transitions to a logic one value causing toggle flip-flop 88 to change states such that the signal MODE is a logic zero value and power supply 10 is off. The microprocessor "reads" each momentary closure of switch 108 by the light emitted from LED 106. The state of toggle flip-flop 88 is changed in accordance with the signal received by opto-coupler 102. Thus, the momentary closure of switch 108 allows the microprocessor to control when power supply 10 is turned on or turned off.

FIG. 5 is a schematic diagram of a brown-out interface circuit for use with the state circuit of FIG. 1 in accordance with yet another embodiment of the present invention. This fourth operating mode includes using brown-out interface circuit 112 (FIG. 5) with state circuit 50 (FIG. 2) for controlling the operation of power supply 10 (FIG. 1). Briefly referring to FIG. 5, resistor 114 has a first terminal commonly connected to a first terminal of resistor 116 and to a terminal of capacitor 120, forming node 48C. Node 48C is connected to state pin 48 of state circuit 50. A second terminal of resistor 114 is connected to a power supply conductor such as, for example, ground. The other terminal of capacitor 120 is connected to a power supply conductor which is operating at a potential of, for example, ground. The second terminal of resistor 116 is connected to an anode of Zener diode 118. A cathode of Zener diode 118 is connected to a voltage such as, for example, a rectified line voltage.

In the fourth mode of operation, state circuit 50 is powered on and the signal MODE is at a logic one value. The output of comparator 77 has a logic zero value indicating that the voltage on state pin 48 has a value above the reference voltage at node 67. The logic zero value at the input of NAND gate 84 causes the signal MODE to have a

logic one value and power supply 10 (FIG. 1) to be on. Brown-out interface circuit 112 (FIG. 5) detects either a brown-out or a black-out condition on the line voltage received by full-wave bridge rectifier 12 (FIG. 1). A brown-out occurs when the line voltage is below the predetermined rectified voltage as set by Zener diode 118. A black-out occurs when the line voltage is substantially zero volts. By way of example, Zener diode 118 has a reverse bias voltage of about 80 volts. During either a brown-out or a black-out, about 80 volts is dropped across Zener diode 118. The resistor values for resistors 114 and 116 are selected to cause the voltage on state pin 48 to drop below the reference voltage at node 71 of reference generator 60 during either a brown-out or a black-out condition. The output of comparator 80 transitions to a logic one value during either a brown-out or black-out. The output of logic circuit 86 transitions to a logic one value, causing toggle flip-flop 88 to change states from a logic one value to a logic zero value, thereby turning off power supply 10. When neither the brown-out nor the black-out condition is present, pin 48 is pulled high. The output of comparator 77 is a logic zero value when the voltage at state pin 48 is above the reference voltage at node 67. A logic one value at the input S of toggle flip-flop 88 causes the signal MODE to be a logic one value, thereby turning off power supply 10.

State circuit 50, interface circuits 92 and 100 have been described with references with respect to ground. It should be noted that logic in state circuit 50 and interface circuits 92 and 100 can be reconfigured to function with respect to the reference voltage V_{cc} . It should be further noted that state circuit 50 can also be reconfigured to function with opposite polarity logic at state pin 48.

It should be noted that capacitors 98, 110, and 120 as described in FIGS. 3, 4, and 5 can be selected to assure that power supply 10 is initially programmed in the off state when the line voltage is applied. On the other hand, power supply 10 can be programmed in the on state when the line voltage is applied by removing capacitors 98, 110, and 120. It should be further noted that capacitors 98, 110, and 120 can be selected to provide noise immunity without affecting the initially programmed on/off state.

By now it should be appreciated that a structure and method have been provided for controlling the on/off status of a programmable power supply. The integrated power supply controller is inexpensive and provides a cost effective system solution for switching power supplies by reducing the number of external components. It has further been shown that additional functionality has been provided through a multi-functional input for controlling the on/off switching function of a power supply.

We claim:

1. A power conversion integrated circuit, comprising:
 - a state circuit having an output that supplies a mode signal, wherein the state circuit includes
 - a comparator having a first input coupled for receiving a control signal and a second input coupled for receiving a first reference signal, and
 - a memory circuit having a first input coupled to an output of the comparator for setting an output state of the memory circuit according to a value of the control signal; and
 - a control circuit coupled for receiving the mode signal that sets a mode of operation, where the control circuit is responsive to a feedback signal for providing a pulse-width modulated control signal.
2. The power conversion integrated circuit of claim 1, wherein the comparator includes:

- a first comparator having a first input coupled for receiving the control signal, a second input coupled for receiving the first reference signal, and an output coupled to the first input of the memory circuit; and
 - a second comparator having a first input coupled for receiving the control signal, a second input coupled for receiving a second reference signal, and an output coupled to a second input of the memory circuit.
3. The power conversion integrated circuit of claim 2, further including a resistor divider network for generating the first reference signal at a first output and the second reference signal at a second output.
4. The power conversion integrated circuit of claim 3, wherein the resistor divider network includes:
- a first resistor having first and second terminals, the first terminal of the first resistor coupled to a first power supply conductor;
 - a second resistor having first and second terminals, the first terminal of the second resistor coupled to the second terminal of the first resistor and serving as the first output of the resistor divider network; and
 - a third resistor having first and second terminals, the first terminal of the third resistor coupled to the second terminal of the second resistor and serving as the second output of the resistor divider network, and the second terminal of the third resistor coupled to a second power supply conductor.
5. The power conversion integrated circuit of claim 4, further including a pulse filter having an input coupled to the output of the second comparator and an output coupled to the second input of the memory circuit.
6. The power conversion integrated circuit of claim 1, wherein the memory circuit has at least one storage element for storing an operating mode of the power conversion integrated circuit.
7. The power conversion integrated circuit of claim 1, further including a reset circuit having an input coupled to a logic under voltage signal and an output coupled to the control signal.
8. A semiconductor chip having at least four external electrical connections, comprising:
- an internal regulator; a state circuit having an output coupled to a control input of the internal regulator;
 - a first electrical connection terminal for coupling an external ground reference to an internal ground reference of the internal regulator;
 - a second electrical connection terminal for providing a pulse-width modulated output signal from an output of the internal regulator;
 - a third electrical connection terminal coupled for receiving a feedback signal at an input of the internal regulator to control the pulse-width modulated output signal; and
 - a fourth electrical connection terminal coupled for receiving a control signal which is applied to the state circuit to set a mode of operation of the internal regulator.
9. The semiconductor chip of claim 8, further comprising a fifth electrical connection terminal coupled for receiving a bias voltage which is applied to the state circuit and to the internal regulator.
10. A programmable power supply, comprising:
- a transformer receiving a rectified signal at a primary side of the transformer;
 - a state circuit having an input and an output for setting a mode of operation of the programmable power supply, wherein the state circuit includes,

- a comparator circuit having a first input coupled to the input of the state circuit for receiving a control signal and a second input coupled for receiving a first reference signal, and
- 5 a memory circuit having a first input coupled to an output of the comparator for setting an output state of the memory circuit according to a value of the control signal where the output state of the memory circuit controls the mode of operation;
- 10 a control circuit coupled for receiving the output state of the memory circuit and wherein the control circuit is responsive to a feedback signal for providing a pulse-width modulated control signal; and
- 15 a transistor having a control terminal for receiving the pulse-width modulated control signal, a first conduction terminal coupled to the primary side of the transformer, and a second conduction terminal coupled to ground.
- 20 **11.** The programmable power supply of claim **10**, wherein the comparator circuit includes:
- a first comparator having a first input coupled for receiving the control signal, a second input coupled for receiving the first reference signal, and an output coupled to the first input of the memory circuit; and
- 25 a second comparator having a first input coupled for receiving the control signal, a second input coupled for receiving a second reference signal, and an output coupled to a second input of the memory circuit.
- 30 **12.** The programmable power supply of claim **10**, further including a resistor divider network for generating a first reference signal at a first output and a second reference signal at a second output.
- 13.** The programmable power supply of claim **12**, wherein
- 35 the resistor divider network includes:
- a first resistor having first and second terminals, the first terminal of the first resistor coupled to a first power supply conductor;
- 40 a second resistor having first and second terminals, the first terminal of the second resistor coupled to the second terminal of the first resistor and serving as the first output of the resistor divider network; and
- 45 a third resistor having first and second terminals, the first terminal of the third resistor coupled to the second terminal of the second resistor and serving as the second output of the resistor divider network, and the second terminal of the third resistor coupled to a second power supply conductor.
- 50 **14.** A method for controlling a mode of operation of a power converter, comprising the steps of:
- controlling a pulse-width modulated output signal of the power converter in response to a feedback signal; and
- 55 setting a memory state according to a comparison between a control signal and a first reference signal where the memory state controls the mode of operation of the power converter.
- 15.** The method of claim **14**, further comprising the steps of:
- 60 monitoring a signal at an input pin; and
- maintaining a same operating state when the input pin receives a voltage about midway between an operating potential and a ground reference.
- 16.** The method of claim **14**, further comprising the steps
- 65 of requesting an on-operating state when a power supply is off and an input pin receives a voltage greater than a first reference voltage.

11

17. The method of claim 14, further comprising the steps of requesting a toggle condition when a power supply is on and an input pin receives a voltage greater than a first reference voltage.

18. The method of claim 15, further comprising the steps of requesting that an output state be toggled when a power supply is on and an input pin receives a voltage less than a second reference voltage.

19. The method of claim 14, further comprising the step of operating in an off-operating state when a brown-out

12

occurs that includes receiving a signal that is proportional to a line voltage that is less than a second reference voltage.

20. The method of claim 14, further comprising the step
5 of operating in an off-operating state when a black-out occurs that includes receiving a signal that is proportional to a line voltage that is less than a second reference voltage.

* * * * *

- - - - -




FIG. 1





FIG. 3





FIG. 5

[57]

ABSTRACT

A single input pin (48) provides multi-functional features for programming a power supply (10). By connecting the appropriate interface circuit (92, 100, or 112) to the single input pin (48), the power supply (10) is programmed for specific behaviors during power up and toggling of an on/off switch (96, 108). In one mode of operation a light emitting diode (106) in the interface circuit (100) is optically coupled to a microprocessor for signaling the closure of the on/off switch (108), allowing the microprocessor to control the power supply (10) through an opto-coupler (102). In another mode of operation, the single on/off switch (96) controls the power supply (10). In yet another mode of operation, Zener diode (118) in the interface circuit (112) controls the power supply (10) during brown-out and black-out conditions.

Figure 1 consists of 12 bar charts, labeled (a) through (l), each representing a different protein type. The y-axis for all charts is 'Percentage of total protein' ranging from 0 to 100. The x-axis for all charts is 'Dose (mg/kg)' with categories: Control, 100, 200, 400, 800, and 1600. The bars are color-coded: Control (white), 100 (light gray), 200 (medium gray), 400 (dark gray), 800 (black), and 1600 (white with black outline). The fractions are labeled A, B, C, D, E, F, G, H, I, J, K, and L. The data shows that for most protein types, the percentage of protein in fraction A increases with increasing dose, while the percentage in fraction B decreases. Fractions C, D, E, F, G, H, I, J, K, and L show varying trends depending on the protein type and dose.

Attorney Docket
No.: SC10098C

As one of the undersigned joint inventors, I hereby declare that:

1. My residence, post office address and citizenship are as stated below with my signature.

2. I believe that we are the original, first and joint inventors of the subject matter which is claimed in U.S. Patent No. 5,859,768, issued January 12, 1999, and which is additionally claimed in the preliminary amendment which is attached to this application, and for which a reissued patent is hereby sought on the invention entitled: POWER CONVERSION INTEGRATED CIRCUIT AND METHOD FOR PROGRAMMING, the specification of which:

(check
one) X is attached hereto.

_____ was filed on _____ as
U.S. Application Serial No. _____
and was amended on _____.
(if applicable)

3. I hereby state that I have reviewed and understand the contents of the above identified application, including the claims and that I have reviewed and understand the contents of the attached preliminary amendment, including the claims.

4. I acknowledge my duty to disclose information of which I am or became aware which may be material to the patentability of this application. I understand that no patent will be granted on an application in connection with which fraud on the Office has been attempted or the duty of disclosure violated through bad faith or gross negligence. 37 C.F.R. §1.56.

5. I hereby declare that I do not know that, and do not believe that, the claimed subject matter of this application was:

ever known or used in the United States before our invention thereof,

patented or described in any printed publication in any country before our invention thereof or more than one year prior to the date of the original application,

in public use or on sale in the United States more than one year prior to the date of the original application, or

patented or made the subject of an inventor's certificate in any country foreign to the United States or an application filed by me or my legal representatives or assigns more than twelve months prior to the date of the original application.

6. I further declare that U.S. Patent No. 5,859,768 as issued on January 12, 1999 is partially inoperative because it includes claims that are insufficient to claim all that we had a right to claim. In particular:

a. Claims 1-20 do not adequately claim an external state mode control mechanism or its effect during power conversion. The claims as allowed, for instance, would not constitute literal infringement of a device accepting external state control signals which controls power conversion over multiple cycles of a switching signal in order to implement a power conservation mode.

7. Although claims 1-20 reflect various correct detailed embodiments of our invention, these claims are insufficient to fully claim what was invented by us and disclosed in the specification of our issued U.S. Patent. In particular, the issued U.S. Patent fails to include a claim directed to providing an external state control signal to the power conversion circuit which alters the switching signal of the power conversion circuit over multiple cycles of the switching signal to reduce power conversion of the power converter.

8. Despite the absence of claims to this effect in the issued U.S. Patent, the specification fully supports these claims.

a. The specification of the issued patent speaks of an embodiment beginning at column 6, line 54, and continuing to column 7, line 43. The embodiment describes a connection of a microprocessor, for example, to the power conversion integrated circuit 44 state pin 48. FIG. 4 displays a microprocessor interface switch circuit 100 for use with a state circuit 50 shown in FIG. 2 for controlling the operation of power supply 10 in FIG. 1. Thus, the specification sets forth an embodiment which allows external state control of the operation of a power supply using a microprocessor interface switch circuit.

- b. The specification further sets forth a description of an embodiment, that would apprise those of ordinary skill in the art that the embodiment, in which an external microprocessor state control, for example, can be used in conjunction with the power conversion integrated circuit 44, to control power conversion. The microprocessor, for example, can be used, through the momentary closure of switch 108, to control when power supply 10 is turned on or off, over multiple switching cycles so that energy conservation can be implemented.

9. I believe that the issued claims were issued as they now appear through error. This error arose without any deceptive intention on my part. This error existed from the time of preparation of my patent application, throughout its prosecution, and persisted through issuance.

10. This reissue application introduces new claims 21-56 by the attached preliminary amendment. These claims set forth the appropriate (and different) broadened scope of this invention by adding claims directed to providing an external control signal to the power conversion circuit which alters the switching signal of the power conversion circuit over multiple cycles of the switching signal to reduce power conversion of the power converter. The new claims, therefore, render U.S. Patent No. 5,859,768 fully operative, sufficiently claiming all that we have a right to claim.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Robert D. Atkins, Reg. No. 34,288; Michael T. Wallace, Reg. No. 45,420.

Address all telephone calls to Mr. Michael T. Wallace at telephone no. 602-244-5416.

Address all correspondence to Robert D. Atkins, Semiconductor Components Industries LLC, Patent Administration Department - M/D A230, P.O. Box 62890, Phoenix, AZ 85082-2890

11. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statement and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

